measering

D's picture
D

Offline

Joined: Oct 31, 2021

Replies: 3
measering
October 31, 2021 - 3:40pm

Hi, 

I am new here and have a question about the explanations.

I see in most cases, in simulation you can see:

What my question is, If I build te same circuit in my simulator program, 

i wil get most of the time other measeerments as is to see in the explanation.

I use LTspice as simulator program.

With what program, the simulations in the explanation are done?

thanks 

D.

Sourav Gupta's picture

Offline

Joined: Feb 12, 2018

Replies: 696

Hi,

Could not see the circuit? please post it.

D's picture
D

Offline

Joined: Oct 31, 2021

Replies: 3

Included te schematic as in LTspice and the used model.

R19 , R20 and R10, D2 are not in use, they have to gome in as I understand what is going wrong here.

The goal is to make a temp sensor with a silicium diode.

Hope this will give you an idee. 

D.

= the schematic. (the .asc file)

Version 4
SHEET 1 1836 1624
WIRE -288 976 -496 976
WIRE 64 1008 64 992
WIRE 32 1024 -32 1024
WIRE 224 1040 208 1008
WIRE 224 1040 96 1040
WIRE -496 1056 -496 976
WIRE -448 1056 -496 1056
WIRE -352 1056 -368 1056
WIRE -288 1056 -288 976
WIRE -288 1056 -352 1056
WIRE -192 1056 -160 1024
WIRE -192 1056 -288 1056
WIRE 32 1056 -192 1056
WIRE 432 1072 400 1072
WIRE 576 1072 608 1040
WIRE 576 1072 512 1072
WIRE -496 1088 -496 1056
WIRE -352 1088 -352 1056
WIRE -32 1104 -32 1024
WIRE 112 1104 -32 1104
WIRE 224 1104 224 1040
WIRE 224 1104 192 1104
WIRE 576 1104 576 1072
WIRE 608 1104 576 1104
WIRE 816 1120 816 1104
WIRE -32 1136 -32 1104
WIRE 64 1136 64 1072
WIRE 224 1168 224 1104
WIRE 288 1168 224 1168
WIRE 400 1168 400 1072
WIRE 400 1168 368 1168
WIRE 464 1168 464 1152
WIRE -496 1184 -496 1168
WIRE -352 1184 -352 1168
WIRE -352 1184 -496 1184
WIRE 400 1184 400 1168
WIRE 432 1184 400 1184
WIRE 576 1200 576 1104
WIRE 576 1200 496 1200
WIRE -352 1216 -352 1184
WIRE 432 1216 400 1216
WIRE 816 1232 816 1200
WIRE 816 1232 752 1232
WIRE -32 1248 -32 1216
WIRE 112 1248 -32 1248
WIRE 224 1248 160 1200
WIRE 224 1248 192 1248
WIRE 288 1248 224 1248
WIRE 400 1248 400 1216
WIRE 400 1248 368 1248
WIRE 752 1248 752 1232
WIRE -288 1264 -496 1264
WIRE 464 1264 464 1232
WIRE 816 1264 816 1232
WIRE 64 1296 64 1280
WIRE -32 1312 -32 1248
WIRE 32 1312 -32 1312
WIRE 224 1328 224 1248
WIRE 224 1328 96 1328
WIRE -496 1344 -496 1264
WIRE -464 1344 -496 1344
WIRE -352 1344 -384 1344
WIRE -288 1344 -288 1264
WIRE -288 1344 -352 1344
WIRE -208 1344 -176 1312
WIRE -208 1344 -288 1344
WIRE 32 1344 -208 1344
WIRE 304 1344 288 1344
WIRE 400 1344 400 1248
WIRE 400 1344 384 1344
WIRE 816 1360 816 1344
WIRE -496 1376 -496 1344
WIRE -352 1376 -352 1344
WIRE 64 1376 64 1360
WIRE 288 1376 288 1344
WIRE 816 1376 816 1360
WIRE -496 1472 -496 1456
WIRE -352 1472 -352 1440
WIRE -352 1472 -496 1472
WIRE -352 1504 -352 1472
FLAG 816 1104 V+
FLAG 816 1360 V-
FLAG 752 1248 0
FLAG 288 1376 0
FLAG 64 1376 0
FLAG 464 1264 0
FLAG 64 992 V+
FLAG 64 1280 V+
FLAG 464 1152 V+
FLAG 64 1136 0
FLAG -352 1504 0
FLAG -352 1216 0
FLAG 608 1104 output
IOPIN 608 1104 Out
DATAFLAG -160 1024 ""
DATAFLAG 608 1040 ""
DATAFLAG -176 1312 ""
DATAFLAG 160 1200 ""
DATAFLAG 208 1008 ""
SYMBOL voltage 816 1104 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value {volt}
SYMBOL voltage 816 1248 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V3
SYMATTR Value {volt}
SYMBOL OpAmps\\opamp2 64 976 R0
WINDOW 3 22 98 Invisible 2
SYMATTR Value LM358
SYMATTR InstName U1
SYMBOL OpAmps\\opamp2 64 1264 R0
WINDOW 3 16 96 Invisible 2
SYMATTR Value LM358
SYMATTR InstName U2
SYMBOL OpAmps\\opamp2 464 1136 R0
WINDOW 3 16 96 Invisible 2
SYMATTR Value LM358
SYMATTR InstName U3
SYMBOL res 208 1088 R90
WINDOW 0 5 56 VBottom 2
WINDOW 3 27 56 VTop 2
SYMATTR InstName R3
SYMATTR Value 10k
SYMBOL res 208 1232 R90
WINDOW 0 5 56 VBottom 2
WINDOW 3 27 56 VTop 2
SYMATTR InstName R2
SYMATTR Value 10k
SYMBOL res 384 1152 R90
WINDOW 0 5 56 VBottom 2
WINDOW 3 27 56 VTop 2
SYMATTR InstName R6
SYMATTR Value 10k
SYMBOL res 384 1232 R90
WINDOW 0 5 56 VBottom 2
WINDOW 3 27 56 VTop 2
SYMATTR InstName R5
SYMATTR Value 10k
SYMBOL res 528 1056 R90
WINDOW 0 5 56 VBottom 2
WINDOW 3 27 56 VTop 2
SYMATTR InstName R7
SYMATTR Value 10k
SYMBOL res 400 1328 R90
WINDOW 0 5 56 VBottom 2
WINDOW 3 27 56 VTop 2
SYMATTR InstName R4
SYMATTR Value 10k
SYMBOL res -16 1232 R180
WINDOW 0 31 76 Left 2
WINDOW 3 31 40 Left 2
SYMATTR InstName R1
SYMATTR Value 22k
SYMBOL voltage -496 1360 R0
WINDOW 3 40 68 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 0 37 44 Invisible 2
SYMATTR Value 2.8
SYMATTR InstName V5
SYMBOL res -368 1328 R90
WINDOW 0 5 56 VBottom 2
WINDOW 3 27 56 VTop 2
SYMATTR InstName R10
SYMATTR Value 4.3k
SYMBOL diode -368 1376 R0
SYMATTR InstName D2
SYMATTR Value 1N914
SYMBOL voltage -496 1072 R0
WINDOW 3 40 68 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 0 39 38 Invisible 2
SYMATTR Value 3.3
SYMATTR InstName V6
SYMBOL res -352 1040 R90
WINDOW 0 5 56 VBottom 2
WINDOW 3 27 56 VTop 2
SYMATTR InstName R19
SYMATTR Value 10k
SYMBOL res -368 1072 R0
SYMATTR InstName R20
SYMATTR Value 1k35
TEXT -608 1608 Left 2 !.tran 10m
TEXT -640 848 Left 2 !.lib  ........\\LM358 SPICE MODEL.MOD
TEXT 944 1240 Left 2 !.param volt  5
TEXT -600 1552 Left 2 !.meas  TRAN Out   avg (V(n009)-V(n001))*(1+2*10/22)

= The used model file

* BEGIN SPICE MODEL LM358
* ON SEMICONDUCTOR NEXT GEN MODEL 9/27/2018
* MODEL FEATURES INCLUDE OUTPUT SWING, OUTPUT CURRENT
* THROUGH THE SUPPLY RAILS, CLASS B OUTPUT STAGE, OUTPUT
* SWING, OPEN LOOP GAIN AND PHASE WITH RL AND CL EFFECTS,
* POWER SUPPLY REJECTION WITH FREQUENCY EFFECTS, COMMON
* MODE REJECTION WITH FREQUENCY EFFECTS, INPUT VOLTAGE
* NOISE WITH 1/F, INPUT CURRENT NOISE, INPUT BIAS AND
* OFFSET CURRENT, INPUT COMMON MODE VOLTAGE RANGE, VOS
* WITH TEMPERATURE EFFECTS, AND QUIESCENT CURRENT WITH
* TEMPERATURE EFFECTS.
* MODEL TOTAL SUPPLY VOLTAGE RANGE IS 3 TO 36 V.
* MODEL TEMP RANGE IS -55 TO +125 DEG C.
* NOTE THAT MODEL IS FUNCTIONAL OVER THIS TEMP RANGE
* BUT NOT ALL PARAMETERS TRACK THOSE OF THE REAL PART.
* NOTE THAT LIKE THE REAL PART THERE IS NO AB BIAS
* IN THE OUTPUT STAGE WHICH UNDER SOME CIRCUMSTANCES
* CAUSES HIGH OUTPUT IMPEDANCE AND OR CROSSOVER DELAY
* WHICH CAN EFFECT THE PERFORMANCE IN SOME CIRCUITS.
* THE COMBINATION OF OUTPUT CURRENT SINK AND NO AB
* BIAS WHEN USED WITH A LARGE CLOAD CAN CAUSE SOME
* INTERESTING SMALL SIGNAL STEP OVERSHOOTS THAT ARE
* LARGER THAN NORMAL AND RAMP LINEARLY RATHER THAN
* BEING SHAPED LIKE A CLASSIC OVERSHOOT. THIS HAPPENS
* IDENTICALLY WITH THE REAL PART AND THE MODEL.
*
* PINOUT ORDER +IN -IN +V -V OUT
* PINOUT ORDER  1   2   3  4  5
.SUBCKT LM358 1 2 3 4 5
R44 4 6 4E4
I1 4 7 0.5E-6
Q1 4 8 9 QPI
Q2 4 2 10 QPA
Q3 9 9 11 QPI
Q4 10 10 11 QPI
Q5 12 13 4 QNQ
Q6 13 13 4 QNQ
Q7 4 12 14 QPQ
Q8 3 14 6 QNQ
Q9 15 6 4 QNQ
Q10 3 15 16 QNQ
Q11 3 16 17 QNQ
R67 17 16 4E4
R68 5 17 18
Q12 4 15 5 QPQ
Q13 15 17 5 QNQ
I2 18 3 120E-9
I3 19 3 60E-9
I4 20 3 1E-6
Q14 11 18 3 QPQ
Q15 14 19 3 QPQ
Q16 5 7 4 QNQ
Q17 15 20 3 QPQ
C15 21 22 4.8E-12
R69 12 21 3
R70 12 15 3E9
E2 23 8 3 0 -10E-6
V51 23 1 1.56E-3
I6 3 4 5E-6
R71 4 3 4.5E5
Q18 12 9 11 QPQ
Q19 13 10 11 QPQ
C17 12 13 8E-12
C18 6 15 1E-12
C21 3 24 100E-15
R78 11 24 3E5
C22 1 2 0.23E-12
C23 2 0 0.79E-12
C24 1 0 0.79E-12
E3 22 0 15 0 2
C25 5 0 50E-15
Q20 25 25 0 QNQ
G1 3 4 VT 0 3E-4
I7 0 25 1E-3
V53 25 26 0.25
R79 0 26 1E6
E4 VT 0 27 26 1
R80 0 VT 1E6
V54 27 0 0.55
R81 0 27 1E6
.MODEL QPQ PNP IKF=3E-3 RC=300 KF=4.8E-17 BR=1
.MODEL QPA PNP IKF=3E-3 RC=380 IS=1.01E-16 VAF=245 RE=5 RB=1700 BF=300 KF=4.8E-17 BR=1
.MODEL QPI PNP IKF=3E-3 RC=380 IS=1.01E-16 VAF=290 RE=5 RB=1700 BF=306 KF=4.8E-17 BR=1
.MODEL QNQ NPN IKF=5E-3 RC=25  KF=4.8E-17 BR=1
.ENDS
* END SPICE MODEL LM358

 

 

Sourav Gupta's picture

Offline

Joined: Feb 12, 2018

Replies: 696

Please provide the image of the circuit.

D's picture
D

Offline

Joined: Oct 31, 2021

Replies: 3

How can I insert a picture here?

 

Sourav Gupta's picture

Offline

Joined: Feb 12, 2018

Replies: 696

In the toolbar there is an option of IMCE. Please use that tool to upload images.

 

D's picture
D

Offline

Joined: Oct 31, 2021

Replies: 3

 

Good morning,

This is a screenshot of the schematic.

't is a copy from the Instrumentation amplifier circuit using opamp.

 

ScreenShot011.jpg

Sourav Gupta's picture

Offline

Joined: Feb 12, 2018

Replies: 696

Different simulators uses different methods to calculate or do the analysis. Specifically for the above circuit there are lots of calculations needs to be made by the simulators.