circuit design 555

Submitted by Ken on Sun, 12/11/2016 - 22:15

This is what I need

When input voltage in applied, output in high.

When input voltage is removed, output is low,  and starts a time delay

that will not be affected by applying another input voltage, until the time delay

is finished. After the delay is finished, the cycle will repeat.